Background {#Sec1}
==========

Phosphorus is the second discovered monotypic Van der Waals two-dimensional (2D) material. Its bandgap achieves both larger on/off ratios than in graphene transistors and higher field-effect mobility compared with TMDCs such as MoSe~2.~ It was found to be naturally *p*-type with a direct bandgap of 0.3 eV, which was predicted to increase to approximate 2.0 eV in a monolayer remaining direct bandgap \[[@CR1], [@CR2]\]. Therefore, it is suitable for transistor, logic, and optoelectronic applications. Despite the good points of BP, a major challenge for its practical application is the instability in the ambient environment. It gets degradation upon exposure to ambient air \[[@CR3], [@CR4]\]. Previous studies suggested that the performance of degradation upon exposure to the air is mainly attributed to the adsorption of water or oxygen on the material surfaces and the chemical reactions \[[@CR5]\], and this adsorption of few-layer BP is generally supposed to lead to *p*-doping upon exposure to air \[[@CR6]--[@CR8]\].

In order to get the detailed effect of the adsorption on BP, we propose an inverted structure of BP FET. In fabrication process of back-gate BP FET, the BP was transferred directly onto a wafer covered with electrodes. In traditional FET, the electrodes are fabricated on BP directly. Compared with it, the inverted few layers back-gate BP FET has two advantages to getting the role of air adsorption on BP. Firstly, the degradation of BP during the EBL and the thermal evaporation process could be eliminated. Secondly, it can ensure sufficient contact between the air condition and BP because the effect of electrodes covering on BP is avoided. For example, if the device had been fabricated into the traditional structure in our fabrication process, the electrodes should have covered more than half effect area of BP. Both advantages ensure that we could clearly observe the change process of the dominant carrier type. Results provide a conclusive proof that annealing can remove the *p*-doping that resulted from the metastable oxygen adsorption on the surface of BP \[[@CR9], [@CR10]\]. In addition, both this inverted back- and top-gate BP FETs exhibit favorable mobility. Therefore, this inverted structure could be an optional structure to reduce the influence of the instability of BP devices.

Methods {#Sec2}
=======

The fabrication process is illustrated in Fig. [1](#Fig1){ref-type="fig"}b. Metal contacts were deposited on degenerately doped silicon wafer covered with a layer of thermally grown silicon dioxide by EBL and thermal evaporation of chromium and gold (typically 15 and 60 nm, respectively), then a scotch type-based mechanical exfoliation method was used to peel a few layers of BP from bulk crystal onto silicon wafer-fabricated polyvinyl alcohol (PVA) and polymethyl methacrylate (PMMA). Then BP was transferred onto a wafer covered with electrodes already. The PMMA was removed by overnight treatment with acetone and then 15 min treatment with IPA \[[@CR11]\]. After annealing at 200 °C for 3 min, we measured the transport characteristic before and after annealing of the back-gate devices. We passivated the BP surface with *h*-BN which has been demonstrated to protect the devices from degrading in the ambient environment for 1 week \[[@CR12]\], the transfer method of *h*-BN is the same as BP, followed by a second EBL and thermal evaporation process to obtain the top-gate electrode. Optical microscopy and atomic force microscopy (AFM) were used to find few layer samples and to determine their thickness (Fig. [1](#Fig1){ref-type="fig"}a, c). The surface roughness of BP was verified using SEM before and after fabrication (Fig. [1](#Fig1){ref-type="fig"}a). In traditional 2D material FET structure, the ultrathin BP is transferred before EBL patterning, which could contribute to momentary exposure in ambient conditions and thereby cause slightly degraded performance. In this inverted structure, the BP back-gate FET device did not go through the step of EBL patterning, metal deposition, and lift-off process.Fig. 1**a** Optical image and SEM image of the inverted FET. **b** Fabrication process of the device. ① The first EBL patterning obtain the Cr/Au electrode (15/60 nm), the channel of each electrode is 2 μm. ② Transfer of the ultrathin BP. ③ Transfer of the *h*-BN. ④ The second EBL patterning obtain the Ti/Au electrode (20/60 nm). **c** The AFM integrated data, BP thickness of 6 nm on the top of 24 nm *h*-BN

Results and Discussion {#Sec3}
======================

Figure [2a](#Fig2){ref-type="fig"}, [b](#Fig2){ref-type="fig"} show the drain current-voltage curves of the inverted FET without annealing and just after annealing as no gate swept, at a small drain-to-source voltage (*V* ~*ds*~) of 50 mV, respectively. Both the drain currents vary linearly in this region with the small *V* ~*ds*~. However, there is no significant increase in the source current of the inverted FET just after annealing, as shown in Fig. [2b](#Fig2){ref-type="fig"}, which goes contrary to the theory that annealing will lead to a better contact \[[@CR13]\]. Under various back-gate biases (−40, −20, 0, 20, and 40 V), the output characteristics of the inverted device just after annealing and after annealing about 5 h with the small *V* ~*ds*~ of 50 mV are shown in Fig. [2c](#Fig2){ref-type="fig"}, [d](#Fig2){ref-type="fig"}, respectively. Compared with just after annealing, the source current after annealing about 5 h significantly increases.Fig. 2**a** *I*-*V* characteristic without annealing as no gate swept. **b** *I*-*V* characteristic just after annealing as no-gate swept. **c** Output characteristic for back-gate swept from −40 to 40 V just after annealing. **d** Output characteristic for back-gate inverted BP FET swept from −40 to 40 V after annealing about 5 h

In order to explain the above experiments that *I* ~*ds*~ does not increase just after annealing but sharply increases after annealing about 5 hours, we measured the transfer characteristics under these two conditions, as shown in Fig. [3](#Fig3){ref-type="fig"}. Theoretical and experimental studies have shown that metastable oxygen adsorbed on the surface of few-layer BP will lead to *p*-doping upon exposure to air, but the adsorption can be removed during the annealing \[[@CR13], [@CR14]\], then leading to a reduction in *p*-doping. In Fig. [3a](#Fig3){ref-type="fig"}, the absorption should be removed just after annealing, then the dominant carrier type in BP changes from naturally *p*-type to *n*-doping. With the increasing of exposure time, re-adsorption of the metastable oxygen on BP surface leads to *p*-doping enhancing slowly while *n*-doping fading away, as shown in Fig. [3b](#Fig3){ref-type="fig"}. After enough exposure time, the *n*-doping of the device reduces to near zero, the dominant carrier type changes to *p*-doping again, as shown in Fig. [3c](#Fig3){ref-type="fig"}.Fig. 3**a** Transfer characteristic of back-gate inverted BP FET after annealing about 5 min, *p*-doping is weaker than *n*-doping. **b** Transfer characteristic of back-gate inverted BP FET after annealing about 10 min, *p*-doping enhances slowly while *n*-doping fades away. **c** Transfer characteristic of back-gate inverted BP FET after annealing about 5 h, *n*-doping reduces to near zero

Normally, the high work function of the metal electrodes such as Cr/Au we used will cause hole accumulation at the metal-semiconductor interface, which forms a low-resistance ohmic contact for the *p*-doping device; while for the *n*-doping device a depletion region is formed at the interface, which leads to Schottky barriers \[[@CR15], [@CR16]\]. According to this theory, in our devices the dominant carrier type changes to *n*-type just after annealing, then Schottky barriers are formed and consequently a small current; however, with the re-adsorption of the metastable oxygen on the BP surface, the *p*-type recovers, which matches well with the high work function metal electrodes as we used. At the same time, annealing will result in better contact, so the current sharply increases after annealing about 5 h. In summary, according to the results of Fig. [3](#Fig3){ref-type="fig"} we can conclude that the work function mismatch between the metal contacts and few-layer BP should be the main reason that the current does not increase in Fig. [2b](#Fig2){ref-type="fig"}, [c](#Fig2){ref-type="fig"} but significantly increases in Fig. [2d](#Fig2){ref-type="fig"}.

Previous reports have proved that the BP degradation process can be slowed down considerably by covering the material with appropriate passivation layers, and it is stable for more than a week \[[@CR17], [@CR18]\]. Here we passivated the device with *h*-BN and then fabricated a top-gate. Figure [4a](#Fig4){ref-type="fig"}, [b](#Fig4){ref-type="fig"} show the output and transfer characteristics of the device. Obviously nonlinear behavior of *I* ~*ds*~ varying with different *V* ~*ds*~ indicates the formation of Schottky barrier at the contacts. It may be caused by the residue of PMMA. On the other hand, residue could increase the thickness of the dielectric layer, which could weaken the effective control of the channel carrier concentration by the gate electrode \[[@CR19]\]. Therefore, if the gate is not adequately strong, the drain will decrease the gate over the channel control, resulting in poor-gate dependence shown in Fig. [4b](#Fig4){ref-type="fig"} compared with Fig. [3c](#Fig3){ref-type="fig"}. In addition, both back- and top-gates devices exhibit a respectable on/off ratio of 10^2^ with small *V* ~*ds*~ of 0.05 V. In our measurement, due to the doping level limited by the breakdown electric field of the gate dielectric, the on-state current of our devices does not yet reached saturation. It is therefore possible to achieve even higher drain-current modulation by using high-*k* materials as gate dielectrics for higher doping \[[@CR20], [@CR21]\].Fig. 4**a** Output characteristic for top-gate inverted BP FET swept from −2 to 2 V. **b** Transfer characteristic of top-gate inverted BP FET

The field-effect mobility of devices was exacted from the linear scales shown in Figs. [3c](#Fig3){ref-type="fig"} and [4b](#Fig4){ref-type="fig"} using the expression:$$\documentclass[12pt]{minimal}
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                \begin{document}$$ {\mu}_{FE}=\frac{d{I}_{ds}}{d{V}_g}\frac{L}{W{C}_i{V}_{ds}} $$\end{document}$$where *L*/*W* is channel length/width ratio, in our experiments *L* is 6 μm, *W* is about 5 μm, then the ratio is 1.2. *C* ~*i*~ = *ε* ~*0*~ *ε*/*d* is the capacitance per unit area \[[@CR5]\], *ε* ~*0*=~8.854 × 10^-12^fm^-1^ is the permittivity of vacuum, *ε =* 3.9 is the relative dielectric constant of SiO~2~, and the relative dielectric constant of *h*-BN is ranging from 3 to 4 \[[@CR22]\]. *d* is the thickness of the dielectric layer, for SiO~2~ is 300 nm, and for *h*-BN is 24 nm. By using the maximum slope of the *I* ~*ds*~-*V* ~*g*~ plots, at *V* ~*ds*~ = 0.05 V, a field mobility for back-gate sweeps and top-gate sweeps are, respectively, 50 cm^2^v^-1^s^-1^ and 75 cm^2^v^-1^s^-1^ in our measurement range. From *S* = *dV* ~*bg*~/*d*log*I* ~*sd*~, we can obtain an excellent subthreshold swing *S* ≈ 1.3 V/*dec* of top-gate FET on *h*-BN compared with *S* ≈ 6.8 V/*dec* of back-gate FET on SiO~2.~

Conclusions {#Sec4}
===========

In summary, we prepared an inverted ultrathin BP FET to get the role of air adsorption on BP. In fabrication process of back-gate BP-FET, the BP was transferred directly onto a wafer covered with electrodes. In traditional FET, the electrodes are fabricated on BP directly. Compared with it, our inverted back-gate BP FET could keep BP complete contact with air condition and does not need to consider BP degradation during BEL and thermal evaporation process as well as the cover effect of electrodes on BP. Therefore, the effects of annealing and exposure time after annealing on the electrical behaviors of ultrathin BP back-gate FET could be measured accurately. Just after annealing the adsorption is removed, then the dominant carrier type in BP changes from naturally *p*-type to *n*-doping. With the increasing of exposure time, re-adsorption of the metastable oxygen on BP surface leads to *p*-doping enhancing slowly while *n*-doping fading away. After enough exposure time, the *n*-doping of the device reduces to near zero, the dominant carrier type changes to *p*-doping again. In addition, top-gate ultrathin *h*-BN BP FET also exhibits favorable mobility and lower subthreshold swing compared with back-gate FET. On the whole, both back- and top-gate ultrathin inverted BP FETs exhibit high performance. Therefore, this inverted structure is an optional structure to reduce influence of the instability of BP devices because of two potential advantages, one is to avoid the time of BP exposure to air as long as it is timely covered by *h*-BN, and the other is to reduce an electrode preparation after BP transfer.
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